Rec'd PCT/PTO 08 JUL 2004

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(54) Title: INCREASING A REFRESH PERIOD IN A SEMICONDUCTOR MEMORY DEVICE

(57) Abstract: In one method according to an embodiment of the invention, a reference bitline is biased and a refresh period of a DRAM cell is increased. In one example of such a method, biasing the reference bitline includes applying a predetermined bias voltage. In a memory device according to one embodiment of the invention, a bias circuit includes a bias capacitor connected to a bitline and configured and arranged to receive a bias signal.

WO 03/058635 A1

INCREASING A REFRESH PERIOD IN A SEMICONDUCTOR MEMORY
DEVICE

Technical Field

5

The present invention relates to a semiconductor
memory device; and, more particularly, to data storage in
the semiconductor memory device.

10   Background Art

Semiconductor random-access memories are widely used
in electronic computing applications.   For   many
applications, dynamic random access memory (DRAM) devices
15   are preferred for such features as high storage density and
low cost.

FIGURE 1 shows a circuit diagram of a one-transistor
DRAM cell.   The cell includes a cell capacitor C that
stores a charge corresponding to a data value.   Cell
20   capacitor C is coupled to a bitline BL through a field-
effect transistor (FET) M1, and the gate of FET M1 is
connected to a wordline WL.

Before the cell is read, the inherent capacitance C_{BL}
of bitline BL is precharged to a predetermined level.   To
25   retrieve the data value stored in cell capacitor C,
wordline WL is pulled high to activate FET M1. This action
causes charge sharing between cell capacitor C and inherent
capacitance C_{BL}. This charge sharing causes the voltage on
bitline BL to vary from the precharge level according to
30   the charge stored in cell capacitor C.   A sense amplifier
(not shown) detects and amplifies the voltage change on
bitline BL to retrieve and output the corresponding data
value.

One disadvantage of a DRAM cell as shown in FIGURE 1
35   is that the level of the charge stored by cell capacitor C
deteriorates over time (e.g. through leakage due to a

nonideal dielectric). Once the charge level has deteriorated to the point where the sense amplifier can no longer properly detect the corresponding voltage change on bitline BL, the stored data value is lost. Therefore, it

5   is necessary to refresh the charge stored in the cell capacitor from time to time.

When a DRAM cell is being refreshed, the stored data value cannot be accessed and a new data value cannot be stored. Therefore, the need for refresh activity imposes a

10 limit on the performance of a memory system that includes DRAM devices. It is desirable to increase the period between refresh operations (the "refresh period") in order to reduce the impact of this activity on memory system performance.

15 Increasing the refresh period may also reduce power consumption. In order to retain the information stored in its DRAM devices, for example, an electronic unit performs refresh operations even when the unit is not in active use. In the case of a handheld unit such as a cellular telephone,

20 a personal digital assistant, or a notebook computer, power expended in performing DRAM refresh may represent a significant portion of the unit's total standby power drain. By reducing the number of refresh operations that are performed over a given period of time, increasing the

25 refresh period may reduce the standby power consumption of the unit and help to extend the period over which such a unit may remain in standby mode for a single battery charge.

One technique for achieving a longer period between refresh operations is to increase the capacitance of cell

30 capacitor C. However, this technique may include increasing the size of cell capacitor C, and undesirable effects of such an increase may include a reduction in storage density and/or a greatly increased circuit area.

Another technique for achieving a longer period

35 between refresh operations is to reduce the ratio of the capacitance of the bitline to the capacitance of the cell

capacitor. By increasing the magnitude of the voltage change on the bitline upon charge sharing, this technique may extend the period over which the charge on the cell capacitor remains detectable. Unfortunately, this technique may also include increasing the size of the cell capacitor. It is desirable to increase the period between refresh operations in a DRAM device without increasing the size of a cell capacitor.

Disclosure of Invention

In a method according to one embodiment of the invention, a first bitline and a second bitline are precharged. Charge sharing between a cell capacitor and the precharged first bitline is permitted, and a selected one of the precharged bitlines is biased. For example, biasing a bitline may include reducing a potential of the bitline. Biasing a bitline may also include applying a potential to a bias capacitor coupled to the selected bitline. Subsequent. to the charge sharing and the biasing, a difference between the potentials of the bitlines of the first and second memory cells is sensed, where sensing the difference between the potentials may include amplifying the difference between the potentials.

Brief Description of the Drawings

Other objects and aspects of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, in which:

FIGURE 1 is a schematic diagram of a one-transistor DRAM cell;

FIGURE 2 is a block diagram of a device including a cell array, a sense amplifier, and a precharge circuit;

FIGURE 3 is a schematic diagram of a precharge circuit;

3

FIGURE 4 is a schematic diagram of a sense amplifier;

FIGURE 5 is a schematic diagram of a circuit including a sense amplifier;

FIGURE 6 is a timing diagram of a device as shown in

5   FIGURE 2;

FIGURE 7 is a timing diagram of a device as shown in FIGURE 2;

FIGURE 8 is a block diagram of a device according to an embodiment of the invention;

10   FIGURE 9 is a timing diagram of a device as shown in FIGURE 8;

FIGURE 10 is a timing diagram of a device as shown in FIGURE 8;

FIGURE 11 is a block diagram of a device according to

15   another embodiment of the invention;

FIGURE 12 is a block diagram of two cell arrays;

FIGURE 13 is a schematic diagram of an isolation circuit; and

FIGURE 14 is a timing diagram of a device as shown in

20   FIGURE 11.

Best Mode for Carrying Out the Invention

FIGURE 2 shows a block diagram of a DRAM device that

25   includes a cell array 110, a sense amplifier 120, and a precharge circuit 130. Cell array 110 includes two instances of the cell shown in FIGURE 1: cell 1 comprising FET M1 and cell capacitor C1, and cell 2 comprising FET M2 and cell capacitor C2. In exemplary implementations, each

30   of the cell capacitors C1, C2 may be fabricated as a two-terminal capacitor or as a trench capacitor. In other implementations of a device as shown in FIGURE 2, the series connection of cell array 110, sense amplifier 120, and precharge circuit 130 along bitline BL1, BL2 may occur

35   in any order.

In an exemplary application of the device of FIGURE 2,

the ends of cell capacitors C1, C2 opposite FETs M1, M2 are connected to a potential having a value of Vdd/2. In such case a data value may be entered into a cell by storing a voltage Vdd (for 'high' or data '1') or a voltage Vss (for

5   'low' or data '0') across the cell capacitor. In exemplary implementations, a difference between Vdd and Vss may be as great as three, five, or nine volts or more or as little as one-and-one-half volts or one volt or less.

As mentioned above, the inherent capacitances of the
10   bitlines are precharged before selection of a cell for reading. FIGURE 3 shows a schematic diagram for a precharge circuit 130a suitable for use in a device as shown in FIGURE 2. This circuit includes three series-connected N-channel FETs P1-P3 having one junction
15   connected to each bitline and the ends of the series connected to a precharging signal PC that has a potential of Vblp. In an exemplary application, Vblp has a value of Vdd/2. The gates of FETs. P1-P3 are connected together and to an active-low precharge control signal P.

20   A precharge circuit as shown in FIGURE 3 may also be referred to as an equalizer. Other types of precharge circuits as are known in the art may also be substituted as precharge circuit 130.

Upon charge sharing, a voltage change V occurs on the
25   corresponding bitline. Because the charge stored in the cell capacitor is very small (a capacitance of cell capacitor C may be less than one hundred femtofarads), detection of the stored voltage level usually requires amplification of V. FIGURE 4 shows a schematic diagram
30   for a sense amplifier 120a suitable for use in a device as shown in FIGURE 2. Sense amplifier 120a includes two P-channel FETs S1, S3 having their series-connected source-drain circuits connected across bitlines BL1, BL2 and their junction connected to an active-high enable signal SA-P.
35   Sense amplifier 120a also includes two N-channel FETs S2, S4 having their series-connected source-drain circuits

connected across bitlines BL1, BL2 and their junction connected to an active-low enable signal SA-N. The gates of the pair of FETs that are connected to each bitline are connected together and to the other bitline.

5   A sense amplifier circuit as shown in FIGURE 4 may be characterized as two CMOS inverters connected in opposite directions across bitlines BL1 and BL2. Such a circuit may also be viewed as one form of a latching sense amplifier. Other forms of latching sense amplifier circuits, and

10   various other types of sense amplifier circuits such as current-mirror sense amplifier circuits, are known in the art and may also be substituted as sense amplifier 120.

        The circuit of sense amplifier 120a may also be modified as shown in FIGURE 5. This modification includes

15   a P-channel FET S5 having its gate connected to enable signal SA-P, with one terminal of its source-drain circuit connected to Vdd and the other to the junction of the P-channel source-drain circuits of FETs S1, S3. The modification also includes an N-channel FET S6 having its

20   gate connected to enable signal SA-N, with one terminal of its source-drain circuit connected to Vss and the other to the junction of the N-channel source-drain circuits of FETs S2, S4.

        FIGURE 6 shows a timing diagram of an exemplary

25   application of a device as shown in FIGURE 2 in a case where a high data value has been stored in cell 1 of array 110. During standby mode of the DRAM device, control signal P of precharge circuit 130 has a high level, and the inherent capacitances of bitlines BL1, BL2 are precharged

30   to a potential Vblp. During active mode of the DRAM device, precharge control signal P is pulled low, causing bitlines BL1, BL2 to float. Cell 1 is then selected by pulling wordline WL1 high, thus activating transistor M1.

        Upon activation of transistor M1, charge sharing

35   occurs between cell capacitor C1 and the (precharged) inherent capacitance of bitline BL1. As cell capacitor C1

stores a high data value in this example, the charge sharing raises the voltage on bitline BL1 by V as compared to the voltage Vblp on the reference bitline BL2. Sense amplifier 120 is activated by pulling enable signals SA-P
5   and SA-N high and low, respectively, causing sense amplifier 120 to amplify the voltage levels on bitlines BL1, BL2 to Vdd and Vss, respectively.

FIGURE 7 shows a timing diagram of an exemplary application of a device as shown in FIGURE 2 in a case
10   where a low data value has been stored in cell 1 of array 110. As cell capacitor C1 stores a low data value in this example, charge sharing results in a decrease of the voltage on bitline BL1 by V as compared to the voltage Vblp on the reference bitline BL2. Upon activation, sense
15   amplifier 120 amplifies the voltage levels on bitlines BL1, BL2 to Vss and Vdd, respectively.

As the charge level on a cell capacitor deteriorates, the voltage change V produced on the bitline upon charge sharing decreases. If the voltage change V falls below
20   the sense margin of sense amplifier 120, then the charge level can no longer be distinguished (i.e. is no longer readable by the sense amplifier), and the stored data value is lost.

A cell capacitor as shown in FIGURE 1 can typically
25   maintain a low charge level (i.e. a charge level corresponding to a low voltage or data value) to a readable level over a longer period than it can maintain a high charge level (i.e. a charge level corresponding to a high voltage or data value) to a readable level. For example, a
30   cell capacitor may maintain a low charge level to a readable level for several seconds, while the same cell capacitor may maintain a high charge level to a readable level for only several hundred milliseconds or less — a disparity of roughly one order of magnitude.

35   It is impractical for the stored information to be known *a priori*, and refresh operations in a memory system

including DRAM devices are usually designed to occur
periodically, with the period being determined by the worst
case.   Therefore, it is customary for the maximum time
between refresh operations in a DRAM device to be not
5   greater than the minimum period over which a high charge
level may be expected to remain readable, even though cells
storing low charge levels may be expected to remain
readable for a longer period.

In a method according to an embodiment of the present
10   invention, a period of readability for a high charge level
is increased.   In an apparatus according to one embodiment
of the invention, a bias circuit is configured to reduce a
difference between the period of readability for the high
charge level and the period of readability for the low
15   charge level.

FIGURE 8 shows a device including a bias circuit 140a
according to an embodiment of the invention.   Bias circuit
140a includes a bias capacitor BC1, having one end
connected to bitline BL1 and the other end connected to an
20   active-low bias signal B1, and a bias capacitor BC2, having
one end connected to bitline BL2 and the other end
connected to an active-low bias signal B2.   As shown in
FIGURE 8, bias capacitors BC1, BC2 may each be fabricated
as an NMOS FET with the source and drain shorted together.
25   In other implementations, bias capacitors BC1, BC2 may be
fabricated as two-terminal capacitors (e.g. trench
capacitors).

In an exemplary implementation, bias capacitors BC1,
BC2 are fabricated as low-V_t NMOS FETs.   One possible
30   advantage that may be realized in implementing a bias
capacitor as a MOSFET is to minimize the amount of
capacitance that the bias capacitor adds to the bitline.
Other possible advantages to a device as shown in FIGURE 8
may include ease of incorporation into existing processes,
35   e.g. in terms of added process difficulty and required
degree of circuit redesign.   However, such advantages are

8

not essential to the practice of the invention.

FIGURE 9 shows a timing diagram of a device as shown in FIGURE 8 in a case where a high data value is read from a cell on bitline BL1. After the precharges on the bitlines have been equalized, and before the sense amplifier is enabled, the bias signal corresponding to the reference bitline (here, bias signal B2 corresponding to bitline BL2) is pulled low. As a result, the voltage on bitline BL2 drops below Vblp by an amount V_{BIAS}, and the voltage difference between the bitlines is increased from V to V_H (where $V_H = V + V_{BIAS}$). Although FIGURE 9 shows that bias signal B2 is pulled low after activation of wordline WL, in another implementation bias signal B2 may be pulled low before and/or during activation of wordline WL.

FIGURE 10 shows a timing diagram of a device as shown in FIGURE 8 in a case where a low data value is read from a cell on bitline BL1. In this case as well, after the precharges on the bitlines have been equalized, and before the sense amplifier is enabled, the bias signal corresponding to the reference bitline (here, bias signal B2 corresponding to bitline BL2) is pulled low. As a result, the voltage on bitline BL2 drops below Vblp by a voltage change V_{BIAS}, and the voltage difference between the bitlines is reduced from V to V_L (where $V_L = V - V_{BIAS}$). As noted above, in another implementation bias signal B2 may be pulled low before and/or during activation of wordline WL. It may be desirable to choose a magnitude of V_{BIAS} such that the voltage difference V_L will not fall below a sense margin of the sense amplifier.

In existing DRAM devices, it is typical for one instance of circuitry such as a sense amplifier and a precharge circuit to be shared among more than one cell array. In a device according to a further embodiment of the invention, one instance of bias circuit 140 may also be shared among more than one cell array 110. Such an

9

arrangement may include circuits to isolate the array or arrays not being read. FIGURE 11 shows a block diagram of a device according to an embodiment of the invention that includes two cell arrays 110L, 110R and isolation circuits
5   150L, 150R. FIGURE 12 shows a block diagram of an exemplary implementation of cell arrays 110L, 110R suitable for use in a device as shown in FIGURE 11, with cells 1-4 each comprising a respective one of FETs M1-4 and a respective one of cell capacitors C1-4.

10   FIGURE 13 shows a schematic diagram of an isolation circuit 150a suitable for use in a device as shown in FIGURE 11. Isolation circuit 150a includes two N-channel FETs I1, I2, with the source-drain circuit of each FET being series-connected to a respective one of the bitlines
15   BL1, BL2 and the gates of the two FETs being connected to an isolation signal I. In other implementations, P-channel devices may be used instead of (or in addition to) the N-channel devices of an isolation circuit as shown in FIGURE 13, with a corresponding change as appropriate in the
20   polarity and/or value of isolation signal I.

         FIGURE 14 shows a timing diagram of a device as shown in FIGURE 13 in a case where a high data value is read from cell 1 of cell array 110L. Upon activation of precharge control signal P, isolation signal IL of isolation circuit
25   150L is raised to an increased voltage level Vpp to select cell array 110L, and isolation signal IR of isolation circuit 150R is lowered to Vss to isolate cell array 110R. In another implementation, isolation signals IL, IR may be activated before precharging. Sensing of the charge level
30   stored in the cell proceeds as described above.

         In other implementations of a device as shown in FIGURE 11, the series connection of sense amplifier 120, precharge circuit 130, and bias circuit 140 along bitlines BL1, BL2 may occur in any order. Although FIGURE 11 shows
35   cell arrays 110L and 110R being coupled to different wordlines, in another implementation the timing as shown in

FIGURE 14 may be varied to support reading different data values from arrays 110L and 110R for the same word.

It may be desirable to bias down a bitline that provides a reference potential rather than to bias down a
5   bitline that shares charge. (Instead of, or in addition to, biasing down a bitline that provides a reference potential, it may be desirable in another application to bias up a bitline that shares charge.) A method according to a further embodiment of the invention includes selecting a
10 bitline to be biased.

FIGURE 11 shows a device in which two wordlines are coupled to each bitline. Specifically, wordlines WL1 and WL3 are coupled to bitline BL1, and wordlines WL2 and WL4 are coupled to bitline BL2. In practice, such a structure
15 may be expanded such that many wordlines are coupled to each bitline. In a typical DRAM device, for example, 256 or 512 wordlines may be coupled to each bitline. (These wordlines may also be coupled to other bitlines that are connected to other cell arrays.)

20   With respect to the two bitlines BL1 and BL2 that are connected to the cell arrays 110L and 110R, each wordline is coupled to one and only one of these two bitlines. Therefore, the (possibly many) wordlines coupled to the bitlines of the cell arrays are divided into two
25 nonoverlapping sets: wordlines coupled to bitline BL1, and wordlines coupled to bitline BL2.

When a wordline is selected, the corresponding cell is activated and charge sharing occurs on the corresponding bitline. In an apparatus or method according to a further
30 embodiment of the invention, selection of a wordline is used to identify the bitline to be biased. In the example of a device as shown in FIGURE 11, if wordline WL2 or wordline WL4 is selected, then bitline BL1 is biased down, and if wordline WL1 or wordline WL3 is selected, then
35 bitline BL2 is biased down.

The foregoing presentation of the described

embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments are possible, and the generic principles of utilizing a biasing circuit within a

5   memory device presented herein may be applied to other embodiments as well. For example, embodiments of the invention may be implemented in part or in whole as a hard-wired circuit or as a circuit configuration fabricated into an application-specific integrated circuit. A device

10   according to an embodiment of the invention may also be fabricated including one or more DRAM cell designs as are known in the art other than the one-transistor cell shown in FIGURE 1: for example, a three-transistor (3T) cell design.

15   A device according to an embodiment of the invention as described herein may be used in several different DRAM implementations, including synchronous DRAM (SDRAM), double data rate DRAM (DDR DRAM), and Rambus DRAM (RDRAM). Methods according to embodiments of the invention may also

20   be practiced in DRAM devices for storage of non-binary data values (i.e. data values indicating more than two levels). Principles of the invention may also be applied to embedded DRAM products such as embedded graphics controllers. Thus, the present invention is not intended to be limited to the

25   embodiments shown above but rather is to be accorded the widest scope consistent with the principles and novel features disclosed in any fashion herein.

What is claimed is:

    1.   A method of data access, said method comprising:
    precharging a first bitline and a second bitline;
5   permitting charge sharing between a capacitance of a memory cell and the precharged first bitline;
    biasing the precharged second bitline; and
    subsequent to said permitting charge sharing, sensing a difference between a potential of the first bitline and a
10   potential of the biased second bitline.

    2.   The method according to claim 1, wherein said biasing includes altering a potential of the second bitline.

15   3.   The method according to claim 1, wherein said biasing includes reducing a potential of the second bitline.

    4.   The method according to claim 1, wherein sensing a difference between a potential of the first bitline and a
20   potential of the second bitline includes amplifying said difference.

    5.   The method according to claim 1, wherein said permitting charge sharing includes applying a potential to
25   a gate of a transistor of the memory cell.

    6.   The method according to claim 1, wherein said biasing includes applying a potential to a bias
    capacitor coupled to the second bitline.
30

    7.   A method of data access, said method comprising:
    selecting a wordline;
    asserting a bias signal corresponding to the wordline; and
35   sensing a difference between a potential of a bitline coupled to the wordline and a potential of a reference

bitline,

     wherein charge sharing between a memory cell and the
bitline occurs as a consequence of said selecting a
wordline, and

5   wherein the potential of the reference bitline is
altered as a consequence of said asserting a bias signal.

     8.   The method according to claim 7, wherein said
asserting a bias signal occurs subsequent to said selecting

10   a wordline.

     9.   The method according to claim 7, wherein said
sensing includes sensing a difference between the potential
of the bitline and the altered potential of the reference

15   bitline.

     10.   The method according to claim 7, wherein the
potential of the reference bitline is reduced as a
consequence of said asserting a bias signal.

20

     11.   A method of data access, said method comprising:
     precharging a first bitline and a second bitline;
     permitting charge sharing between a capacitance of a
memory cell and the precharged first bitline;

25   biasing a selected one of the precharged bitlines; and
     subsequent to said permitting charge sharing and said
biasing, sensing a difference between a potential of the
first bitline and a potential of the second bitline.

30   12.   The method according to claim 11, wherein said
biasing includes altering a potential of the selected
bitline.

     13.   The method according to claim 11, wherein said
35   biasing includes applying a potential to a bias capacitor
coupled to the selected bitline.

14. A storage device comprising:

a precharging circuit configured and arranged to precharge a bitline and a reference bitline;

a memory cell configured and arranged to share charge
5 with the bitline;

a bias circuit configured and arranged to alter a potential of the reference bitline; and

a sense amplifier configured and arranged to sense a difference between a potential of the bitline and a
10 potential of the reference bitline.

15. The storage device according to claim 14, wherein the memory cell includes a field-effect transistor and a capacitor.
15

16. The storage device according to claim 14, wherein the memory cell is coupled to a wordline and is further configured and arranged to share charge with the bitline upon a predetermined alteration in a potential of the
20 wordline.

17. The storage device according to claim 14, wherein the bias circuit is configured and arranged to reduce a potential of the reference bitline.
25

18. The storage device according to claim 14, wherein the bias circuit includes a bias capacitor coupled to the reference bitline.

30   19. The storage device according to claim 14, wherein the bias capacitor includes a metal-oxide-semiconductor field-effect transistor having a low threshold voltage.

20. The storage device according to claim 19, wherein
35 a magnitude of the threshold voltage of the metal-oxide-semiconductor field-effect transistor is less than three

15

hundred millivolts.

21. The storage device according to claim 14, wherein the bias capacitor includes an n-channel metal-oxide-semiconductor field-effect transistor having a low threshold voltage.

22. The storage device according to claim 21, wherein a magnitude of the threshold voltage of the metal-oxide-semiconductor field-effect transistor is less than three hundred millivolts.

23. The storage device according to claim 14, further comprising:
a second memory cell configured and arranged to share charge with the bitline;
a first isolation circuit configured and arranged to isolate the memory cell from the sense amplifier; and
a second isolation circuit configured and arranged to isolate the second memory cell from the sense amplifier.

FIG.1

FIG. 2

FIG.3

precharging signal PC

precharge control signal P

bitline BL1

P2

P1

P3

precharge circuit 130a

bitline BL2

FIG. 4

PMOS enable
signal SA-P

NMOS enable
signal SA-N

bitline BL1

S1   S2

bitline BL2

S3   S4

sense amplifier 120a

FIG. 5

FIG. 6

FIG. 7

FIG. 8

FIG. 9

FIG. 10

11/14

FIG. 11

FIG. 12

FIG. 13

FIG. 14

A. CLASSIFICATION OF SUBJECT MATTER

IPC7 G11C 11/406

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7 G11C 11/406

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Patents and applications for inventions since 1975. Korean Utility models and applications for Utility models since 1975. Japanese Utility models and applications for Utility models since 1975.

Electronic data base consulted during the intertnational search (name of data base and, where practicable, search terms used)

NPS, PATROM, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 13-28190 A (FUGIZU) 30.01.2001 see the whole documents.	1,7,11,14
A	EP 09-28004 A2 (TEXAS INSTRUMENTS INC) 07.07.1999 see the whole documents.	1,7,11,14
A	US 55-72465 A (INTEL CORP) 05.11.1996 see the whole documents.	1,7,11,14
A	EP 09-87714 A2 (TEXAS INSTRUMENTS INC) 22.03.2000 see the whole documents.	1,7,11,14

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

*	Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance		
"E"	earlier application or patent but published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents,such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means		
"P"	document published prior to the international filing date but later than the priority date claimed	"&"	document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
07 APRIL 2003 (07.04.2003)	08 APRIL 2003 (08.04.2003)

Name and mailing address of the ISA/KR	Authorized officer
Korean Intellectual Property Office 920 Dunsan-dong, Seo-gu, Daejeon 302-701, Republic of Korea Facsimile No. 82-42-472-7140	CHOI, Jeen Seok Telephone No. 82-42-481-5696

Form PCT/ISA/210 (second sheet) (July 1998)